

OLED Module

P27301

This data sheet was
provided by
admatec GmbH



Preliminary Specification

PRODUCT NAME: RGS101280640R008
PRODUCT NO.: 90L9927301000

| |
|--------------------|
| CUSTOMER |
| |
| APPROVED BY |
| |
| DATE: |

| |
|----------------------------------|
| RITDISPLAY CORP. APPROVED |
| |

REVISION RECORD

| REV. | REVISION DESCRIPTION | REV. DATE | REMARK |
|------|----------------------|--------------|--------|
| X01 | INITIAL RELEASE | 2013. 03. 01 | |

CONTENTS

| ITEM | PAGE |
|---|------|
| 1. SCOPE | 4 |
| 2. WARRANTY | 4 |
| 3. FEATURES | 4 |
| 4. MECHANICAL DATA | 5 |
| 5. MAXIMUM RATINGS | 6 |
| 6. ELECTRICAL CHARACTERISTICS | 7 |
| 6.1 D.C ELECTRICAL CHARACTERISTICS | |
| 6.2 ELECTRO-OPTICAL CHARACTERISTICS | |
| 7. INTERFACE | 9 |
| 7.1 FUNCTION BLOCK DIAGRAM | |
| 7.2 PANEL LAYOUT DIAGRAM | |
| 7.3 PIN ASSIGNMENTS | |
| 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP | |
| 7.5 INTERFACE TIMING CHART | |
| 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT | 13 |
| 8.1 POWER ON / OFF SEQUENCE | |
| 8.2 APPLICATION CIRCUIT | |
| 8.3 COMMAND TABLE | |
| 9. RELIABILITY TEST CONDITIONS | 15 |
| 10. EXTERNAL DIMENSION | 16 |
| 11. PACKING SPECIFICATION | 17 |
| 12. APPENDIXES | 18 |

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications.

Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : Blue/Yellow
- Panel matrix : 128*64
- Driver IC : SSD1308
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.227mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- 8-bit 8080-series parallel interface
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

4. MECHANICAL DATA

| NO | ITEM | SPECIFICATION | UNIT |
|----|-------------------|----------------------------------|-----------------|
| 1 | Dot Matrix | 128 (W) x 64 (H) | dot |
| 2 | Dot Size | 0.15 (W) x 0.15 (H) | mm ² |
| 3 | Dot Pitch | 0.17 (W) x 0.17 (H) | mm ² |
| 4 | Aperture Rate | 78 | % |
| 5 | Active Area | 21.74 (W) x 11.2 (H) | mm ² |
| 6 | Panel Size | 26.7 (W) x 19.26 (H) | mm ² |
| 7* | Panel Thickness | 1.02 ± 0.1 | mm |
| 8 | Module Size | 26.7 (W) x 28.06 (H) x 1.227 (D) | mm ³ |
| 9 | Diagonal A/A size | 0.96 | inch |
| 10 | Module Weight | TBD | gram |

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

5. MAXIMUM RATINGS

| ITEM | MIN | MAX | UNIT | Condition | Remark |
|-------------------------------|--------|-----|------------------|--|-------------------|
| Supply Voltage (V_{DDIO}) | -0.3 | 4 | V | $T_a = 25^\circ\text{C}$ | IC maximum rating |
| Supply Voltage (V_{CC}) | 8 | 16 | V | $T_a = 25^\circ\text{C}$ | IC maximum rating |
| Operating Temp. | -40 | 85 | $^\circ\text{C}$ | | |
| Storage Temp | -40 | 85 | $^\circ\text{C}$ | | |
| Humidity | - | 85 | % | | |
| Life Time | 14,000 | - | Hrs | 70 cd/m^2 , 50% checkerboard | Note (1) |
| Life Time | 20,000 | - | Hrs | 50 cd/m^2 , 50% checkerboard | Note (2) |

Note:

(A) Under $V_{CC} = 9\text{V}$, $T_a = 25^\circ\text{C}$, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 70 cd/m^2 :

- Contrast setting : 0x58
- Frame rate : 105Hz
- Duty setting : 1/64

(2) Setting of 50 cd/m^2 :

- Contrast setting : 0x38
- Frame rate : 105Hz
- Duty setting : 1/64

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
|-------------------|---|---|------------------|-----|------------------|---------|
| V_{CC} | Operating Voltage (External DC/DC) | - | 8.5 | 9 | 9.5 | V |
| V_{DDIO} | Logic Supply Voltage | - | 1.65 | - | 3.3 | V |
| V_{OH} | High Logic Output Level | $I_{OUT} = 100\mu A,$ 3.3MHz | $0.9 * V_{DDIO}$ | - | - | V |
| V_{OL} | Low Logic Output Level | $I_{OUT} = 100\mu A,$ 3.3MHz | - | - | $0.1 * V_{DDIO}$ | V |
| V_{IH} | High Logic Input Level | - | $0.8 * V_{DDIO}$ | - | - | V |
| V_{IL} | Low Logic Input Level | - | - | - | $0.2 * V_{DDIO}$ | V |
| $I_{DDIO, SLEEP}$ | I_{DDIO} , Sleep mode Current | $V_{DDIO} =$ 1.65V~3.3V, V_{CC} = 7V~15V Display OFF, No panel attached | - | - | 10 | μA |
| $I_{CC, SLEEP}$ | I_{CC} , Sleep mode Current | $V_{DDIO} =$ 1.65V~3.3V, V_{CC} = 7V~15V Display OFF, No panel attached | - | - | 10 | μA |
| I_{CC} | V_{CC} Supply Current $V_{DDIO} = 2.8V, V_{CC} = 12V,$ $I_{REF} = 19\mu A$ No loading, Display ON, All ON | Contrast = FFh | - | 600 | 950 | μA |
| I_{DDIO} | V_{DD} Supply Current $V_{DDIO} = 2.8V, V_{CC} = 12V,$ $I_{REF} = 19\mu A$ No loading, Display ON, All ON | | - | 50 | 150 | μA |
| I_{SEG} | Segment Output Current, $V_{DDIO} = 2.8V, V_{CC} = 12V,$ $I_{REF} = 19\mu A,$ Display ON. | Contrast=FFh | - | 150 | - | μA |
| | | Contrast=AFh | - | 102 | - | |
| | | Contrast=3Fh | - | 36 | - | |

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

| PARAMETER | MIN | TYP. | MAX | UNITS | COMMENTS |
|----------------------------------|--------|------|------|-------------------|-------------------------------|
| Normal mode current consumption | - | 8 | 10 | mA | All pixels on |
| Standby mode current consumption | - | 0.5 | 1 | mA | Standby mode 10% pixels on |
| Normal mode power consumption | - | 72 | 90 | mW | All pixels on |
| Standby mode power consumption | - | 4.5 | 9 | mW | Standby mode 10% pixels on |
| Normal Luminance | 50 | 70 | - | cd/m ² | Display Average |
| Standby Luminance | - | 10 | - | cd/m ² | Display Average |
| CIE _x (Blue) | 0.10 | 0.14 | 0.18 | | x, y (CIE 1931) |
| CIE _y (Blue) | 0.20 | 0.24 | 0.28 | | |
| CIE _x (Yellow) | 0.43 | 0.47 | 0.51 | | |
| CIE _y (Yellow) | 0.45 | 0.49 | 0.53 | | |
| Dark Room Contrast | 2000:1 | | | | |
| Viewing Angle | 160 | | | degree | |
| Response Time | | 10 | | μs | |

(1) Normal mode condition :


- Driving Voltage : 9V
- Contrast setting : 0x58
- Frame rate : 105Hz
- Duty setting : 1/64

(2) Standby mode condition :

- Driving Voltage : 9V
- Contrast setting : 0x04
- Frame rate : 105Hz
- Duty setting : 1/64


7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 128x64 OLED Module

7.2 PANEL LAYOUT DIAGRAM




7.3 PIN ASSIGNMENTS

| PIN NAME | PIN NO | DESCRIPTION | |
|----------|--------|--|--|
| NC | 1 | Not Connected | |
| VCC | 2 | Power supply for panel driving voltage. | |
| VCOMH | 3 | The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. | |
| IREF | 4 | This is segment output current reference pin. | |
| D7 | 5 | These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D0 will be the serial clock input: SCL; D1 will be the serial data input: SDA and D2 should be kept NC. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDA in application and D0 is the serial clock input, SCL. | |
| D6 | 6 | | |
| D5 | 7 | | |
| D4 | 8 | | |
| D3 | 9 | | |
| D2 | 10 | | |
| D1 | 11 | | |
| D0 | 12 | | |
| E(/RD) | 13 | | 8080: data read enable pin; 6800:Read/Write enable pin. When serial or I ² C interface is selected, this pin must be connected to VSS. |
| R/W# | 14 | | This pin is read / write control input pin connecting to the MCU interface. 8080: data write enable pin; 6800:Read/Write select pin. When serial or I ² C interface is selected, this pin must be connected to VSS. |
| D/C# | 15 | This is Data/Command control pin. | |
| RES# | 16 | This pin is reset signal input. | |
| CS# | 17 | This pin is the chip select input. (active LOW). | |
| NC | 18 | Not Connected | |
| BS2 | 19 | MCU bus interface selection pins. | |
| BS1 | 20 | | |
| VDD | 21 | Power supply pin for core logic operation. | |
| NC | 22 | Not Connected | |
| NC | 23 | | |
| NC | 24 | | |
| NC | 25 | | |
| NC | 26 | | |
| NC | 27 | | |
| NC | 28 | | |
| NC | 29 | | |
| VSS | 30 | This is a ground pin. | |
| NC | 31 | Not Connected | |

7.4 GRAPHIC DISPLAY DATA RAM (GDDRAM)


The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in below figures.

GDDRAM pages structure of SSD1308



When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in below figures.

Enlargement of GDDRAM (No row re-mapping and column-remapping)



For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.


For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

7.5 INTERFACE TIMING CHART

($V_{DD} - V_{SS} = 1.65V$ to $3.3V$, $T_A = 25^\circ C$)

| Symbol | Parameter | Min | Typ | Max | Unit |
|-------------|--------------------------------------|-----|-----|-----|------|
| t_{cycle} | Clock Cycle Time | 300 | - | - | ns |
| t_{AS} | Address Setup Time | 10 | - | - | ns |
| t_{AH} | Address Hold Time | 0 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 7 | - | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t_{OH} | Output Disable Time | - | - | 70 | ns |
| t_{ACC} | Access Time | - | - | 140 | ns |
| t_{PWLW} | Read Low Time | 120 | - | - | ns |
| t_{PWLW} | Write Low Time | 60 | - | - | ns |
| t_{PWHW} | Read High Time | 60 | - | - | ns |
| t_{PWHW} | Write High Time | 60 | - | - | ns |
| t_r | Rise Time | - | - | 40 | ns |
| t_f | Fall Time | - | - | 40 | ns |
| t_{CS} | Chip select setup time | 0 | - | - | ns |
| t_{CSH} | Chip select hold time to read signal | 0 | - | - | ns |
| t_{CSF} | Chip select hold time | 20 | - | - | ns |

Write Cycle




8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON AND OFF SEQUENCE


Power ON sequence:

1. Power ON V_{DD}
2. After V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us (t_1) (4) and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON $V_{CC(1)}$
4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).



Power OFF sequence:


1. Send command AEh for display OFF.
2. Power OFF $V_{CC(1), (2), (3)}$
3. Power OFF V_{DD} after t_{OFF} . (5) (where Minimum $t_{OFF}=80ms$, Typical $t_{OFF}=100ms$)



Note:

- (1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} , V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure.
- (2) V_{CC} should be kept float (i.e. disable) when it is OFF.
- (3) Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t_1 .
- (5) V_{DD} should not be Power OFF before V_{CC} Power OFF.

8.2 APPLICATION CIRCUIT



Component:

C1, C3: 4.7uF/35V(Tantalum type) or VISHAY (572D475X0025A2T)

C2: 1uF/16V(0603)

R1: 500K ohm (0603) 1%

This circuit is for 8080 interface.

8.3 COMMAND TABLE

Refer to SSD1308 IC Spec.

9. RELIABILITY TEST CONDITIONS

| No. | Items | Specification | Quantity |
|-----|---|---|----------|
| 1 | High temp. (Non-operation) | 85 °C, 240hrs | 5 |
| 2 | High temp. (Operation) | 70 °C, 120hrs | 5 |
| 3 | Low temp. (Operation) | -40 °C, 120hrs | 5 |
| 4 | High temp. / High humidity (Operation) | 65 °C, 90%RH, 120hrs | 5 |
| 5 | Thermal shock (Non-operation) | -40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 100 cycles | 5 |
| 6 | Vibration | Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z | 1 Carton |
| 7 | Drop | Height: 120cm Sequence : 1 angle 、 3 edges and 6 faces Cycles: 1 | 1 Carton |
| 8 | ESD (Non-operation) | Air discharge model, ±8kV, 10 times | 5 |


Test and measurement conditions

1. All measurements shall not be started until the specimens attain to temperature stability.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

1. The function test is OK.
2. No observable defects.
3. Luminance: > 50% of initial value.
4. Current consumption: within \pm 50% of initial value.

10. EXTERNAL DIMENSION



11. PACKING SPECIFICATION

TBD

12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

$$\text{Contrast Ratio} = \frac{\text{Luminance of all pixels on measurement}}{\text{Luminance of all pixels off measurement}}$$

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time T_r is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time T_f is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



C. ESD ON AIR DISCHARGE MODE



APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.